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Abstract : As design trends move toward nanometer technology,
new Automatic Test Pattern Generation (ATPG)problems are
merging. During design validation, the effect of crosstalk on
reliability and performance cannot be ignored. So new ATPG
Techniques has to be developed for testing crosstalk faults which
affect the timing behaviour of circuits. In this paper, we present a
Genetic Algorithm (GA) based test generation for crosstalk
induced delay faults in VLSI circuits. The GA produces reduced
test set which contains as few as possible test vector pairs, which
detect as many as possible crosstalk delay faults. It uses a
crosstalk delay fault simulator which computes the fitness of
each test sequence. Tests are generated for ISCAS’85 and scan
version of ISCAS’89 benchmark circuits. Experimental results
demonstrate that GA gives higher fault coverage and compact
test vectors for most of the benchmark circuits.

1. Introduction
As a consequence of technological advances which
have resulted in an increase of VLSI chip density,
increased number of interconnect layers and in an
improvement of timing performances, the test for
static stuck-at faults only has turned out to be
insufficient, and it is now also required to deal with
physical defects which affect the timing behavior of a
given circuit. Various noise sources such as crosstalk
and power supply noise has a significant impact on
the timing performance of deep submicron design
(DSM) designs. The increasing number of transistors
in the chip leads to more devices switching
simultaneously resulting in power supply noise which
reduces device voltage levels and increases signal
delay. Interconnection lines which were assumed to
manufacturing testing. In this paper, we present a GA
based test generation algorithm for crosstalk delay
faults. The GA generates candidate test vectors and
the crosstalk delay fault simulator computes the
fitness of candidate test vectors. The remainder of the
paper is organized as follows. Section 2 discusses
prior work. Section 3 describes the algorithm for
finding a reducing list of target faults, Section 4 gives
a brief description of crosstalk delay fault simulator,
Section 5 describes the features of GA, Section 6

be electrically isolated can now interfere with each
other leading to functional problems. One such
interaction caused by parasitic coupling between
wires is known as crosstalk. These noise effects can
cause completely validated chip to malfunction and
lead to performance degradation of deep submicron
design. There are two main types of cross talk
effects: cross talk induced pulses and cross talk
induced delay. The type of cross talk effect dealt in
this paper is cross talk induced delay. Cross talk
delay is induced when two lines, an aggressor line
(A-line) and victim line (V-line) have simultaneous
or near simultaneous transitions, which may cause
undesirable effects including glitches, increase or
decrease in the signal delay [1]. If both the lines
transit in the same direction, the effective delay is
reduced leading to crosstalk speedup. If aggressor
and victim transit in the opposite direction then there
will be an increase in delay leading to crosstalk
slowdown. The designer has two options to eliminate
errors caused by crosstalk either by resizing drivers,
rerouting signals, shielding interconnect lines and
other such redesign techniques or to develop
techniques to generate tests for crosstalk.
The latter option is often taken by designers as
redesign may be very expensive. Moreover test
generation for crosstalk also enables more aggressive
design and enables more comprehensive postdescribes test generation in GA framework and
Section 7 presents the experimental results for
ISCAS’85 and scan version of ISCAS’ 89 benchmark
circuits. The paper is concluded in Section 8.
2. Static timing analysis
The number of crosstalk faults between all possible
combinations of A-lines and V-lines are very large
and impractical to detect for large complex circuits.
Some of the faults cannot be tested or need not be
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detected and the victim and activated aggressors pairs
are removed from the fault list.
8. Repeat from step2 for all the faults in the fault list.

tested in a circuit. Hence reduced set of crosstalk
delay faults are derived by static timing analysis of
the circuit. The number of critical paths and the lines
that lie on the critical path are calculated using the
topological and timing information. Then the lists of
target faults are obtained which are smaller than the
set of all possible combinations of faults. The
algorithm for calculating the reduced target fault list
we calculated :
1.

The latest transition time and the earliest transition
time for each line are calculated.
2. From the maximum value of the latest transition
time the longest path (critical path) is found. The
lines in the longest path are found. These form the
set of victim lines.

2.

The timing window of the selected victim line is
ompared with aggressor line and if the windows
overlap than that selected V- and A- line pair is
added to the target fault list. The input fault list to the
simulator is the reduced set of target faults.

3.

Crosstalk delay fault simulator
9. Read the next vector and repeat steps 2 to 8.
Given a test vector sequence as inputs, the objective
of the fault simulator is to determine which of these
faults are detected. Faults Detected are those that
cause a logic error that is, a glitch at the POs. The
delay effect at the primary output is also noted. The
basic simulator is time wheel based event driven
simulator. It uses three valued logic.The fault
simulator is capable of detecting n-aggressor/single 4.
5.
victim faults.
Fault simulation based ATPG Algorithm.
1. Simulate the good circuit for random vectors.
2. Read the fault from the fault list.
3. Simulate the good and bad circuits for the fault for
each vector.
4.The victim and aggressors should have opposite
transition. Then fault is activated.
5. Inject the fault by delaying the victim alone by a time
step equal to one unit delay. Other events are
scheduled as usual as for a good circuit. Continue
simulation until the end of timeframe.
6. Compare the values at all POs and sequential
inputs
with the good circuit.
7. If the good and bad circuits differ, then fault is

In Figure1, it was found from the static timing
analysis that the example circuit consist of six longest
paths
namely:[C,I,L,P],[F,I,L,P],
[C,I,L,Q],[C,I,O,Q],[F,I,L,Q] and [F,I,O,Q]. The
victim set is [C, F, I, L, O, P, Q].The total number of
target crosstalk faults for the circuit is 42. Two
patterns (00001, 01000) are applied at the primary
inputs of the logic circuit. The set of aggressors
/victim taken for consideration are [H, I, O, P, Q/L].
Aggressors O, P are activated. Hence the victim L is
given a one unit delay in the logic cone. A glitch is
observed on Q and delay effect is observed on P. The
activated aggressors are removed from the fault list.
The other aggressors are considered for the next test
pattern. The other faults are read from the fault list
and fault simulation is done. The whole process is
repeated for all the test vectors in the test set.
Overview of Genetic Algorithms
In the area of VLSI test, GA has been successfully
used in stuck-at fault test and gate delay fault test.
The simplicity, robustness, efficiency and
effectiveness of GA make them a promising tool for
complex applications. GA maintains a population
pool of candidate solutions called strings or
chromosomes. Each string is associated with a fitness
value determined by a user defined fitness function.
Figure 2 shows the flowchart of GA. GA starts with
an initial population typically generated randomly
and the evolutionary process of reproduction,
crossover and mutation are used to generate an
entirely new population from the existing population.
The new population and the existing population
compete for membership in the generation’s
membership pool. Selection of the chromosomes for
new population is governed by the replacement
strategy. The old population is discarded. The
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sequence of selection, crossover mutation completes
one-generation cycle. GA progresses through
generations until the goal is reached such as fixed
number of generations.

6.

GA based test generation algorithm.
The goal of crosstalk delay fault test generation is
generating a reduced test set, which contains as few
as possible test vectors as possible. This is essentially
a process exploring the space of test vector pair. So
GA can be utilized to optimize the process of
exploring. Every test vector/sequence can be treated
as an individual or string. Thus we can view the
number of test vector/sequence pairs as a population.
To assess every test vector/sequence pair in a

population in any generation of evolution, the
crosstalk delay fault simulator is suitable. The pseudo
code for GA based ATPG algorithm presented in this
paper is shown in Figure 3.The ATPG algorithm
performs in two phases. In the first phase the initial
population of test vectors and sequences are
generated by pseudo random process. In the second
phase the GA phase, the test vectors are evolved
based on fitness function. The fitness function used
is:
Fitness = NFi
Where NFi is the number of faults detected.
FL= {reduced set of crosstalk delay faults}
{
initial pop=phase I (FL);
if (FL =NULL)
break;
phase II (initial pop, FL);
\}
Figure3. Pseudo code of overall GA based ATPG
algorithm
Phase1
In this phase the initial sequences composed of M
vectors are generated based on pseudo random
process. The generated sequences are fault simulated
for the faults in the fault list. If the sequence detects
fault that fault is removed from the fault list and the
corresponding sequence is added into the solution set.
If no faults are detected by the sequence, then the last
sequence generated in the corresponding cycle is
added to the set. This process is repeated for
max_iter. The pseudo code of phase I is shown in
Figure 4.
Function Phase I
initial pop (FL)
For (i=0; i<max_iter, i++)
{
initial pop=phase I(FL);
randomly generate sequences of length L;
for (each sequence)
{if sequence detects faults in the fault list
{
add sequence to the test set;
drop the faults detected by that sequence;
}
}
return (initial population);
}
Figure 4 Pseudo code of phase I of GA based ATPG
algorithm
Phase II
The initial population of GA is composed of the
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sequences generated in phase I. To generate a new
population from the existing one, two individuals
(parents) are selected and crossed to create two
entirely individuals (child) and each child is mutated
with some small mutation probability. The selection
operator is rank based selection. In rank based
selection, the solutions are sorted according to their
fitness from the worst (rank1) to the best
(rankN).Each member in the sorted list is assigned a
fitness equal to the rank of the solution in the list.
Thereafter the proportionate selection operator is
applied with the ranked fitness value and better
solutions are chosen. The two parents are crossed to
create two entirely new individuals (i.e.) child and
each child is mutated with some small mutation
probability. The two new individuals are than placed
in the new population and the process continues until
the generation is entirely filled. The previous
population is iscarded. Crossover used is one point
crossover. A crossover probability of 1 and mutation
probability of 0.01 is used in all circuits. The no_gen
is assumed to be 8, to reduce the execution
time. During test generation pop_size of 16 is used.
The pseudo code for phase II is shown in Figure 5
Function Phase II
{
Initial pop from phase1;
for (l=0;l<no_gen;l++)
{for (k=0; k<popsize;k++)
{selecttwoindividualsfrom
population;
apply crossover with probability 1;
apply mutation with probability 0.01;}
compute fitness of the individuals;
for (each sequence)
if (sequence detects the faults in the fault list
{ add sequence to the solution set;
drop the faults detected by the
sequence;
}
}
}
Figure 5 Pseudo code of phase II of GA based ATPG
algorithm
7.

Experimental results
The crosstalk delay fault simulator and genetic
algorithm based test generator is implemented in
MATLAB under the LINUX environment. The
random and GA based ATPG is applied to ISCAS’85
combinational circuits and several scan version of
ISCAS’89 sequential circuits. Table 1 gives the

characteristics of ISCAS’85 combinational circuits
and the scan version of ISCAS’89 sequential circuits.
After the circuit name, the number of primary inputs
(PIs), number of primary outputs (POs), number of
gates, number of paths and the number of critical
paths are given. The entire circuit paths are analyzed
using the tree data structure. The total number of
paths in the circuit is calculated using depth first
search algorithm which employs recursive search
procedure. Critical paths are paths whose delay is
longer than a given percentage of the longest
propagation delay in the circuit. The selection is done
using static timing analysis and given gate delay. The
gate delay for static timing analysis is assumed to be
one time unit. Table2 and Table 3 shows the coupling
fault coverage obtained for a few benchmark circuits.
Fault effect at PO gives the number of faults for
which delay effect due to the coupling fault was
noticed at the primary output. Faults detected are
those that cause a logic error at the primary output.
As it not practical to test all faults for large circuits
reduced set of target faults are calculated by selecting
victims which lie in the critical path and for each
fault the aggressor-victim timing window should
overlap. The input fault list for each circuit consists
of every combination of single aggressor/single
victim pairs. Gates are assumed to have a unit delay
and the crosstalk delay value to be injected is also
assumed to be one time unit. The bold number in
Table2 and Table 3 represents the maximum number
of faults detected for each circuit for GA compared to
random vectors. In Table2 for the combinational
circuit’s c449 and c880 95% of the coupling faults
produced a delay at the primary output. For 13 of the
15 scan version of the sequential circuits 98%of the
coupling faults produced a delay effect at the primary
output. The sequential circuit s1196, s1238 and
combinational circuit c432 with critical paths of 9, 30
and 2199 respectively had produced a delay effect for
only 86%, 78.2%and 84.8% of the coupling faults
respectively. This may be due to the fact that the
basis for finding the critical paths and target fault
reduction is static timing analysis which does not
consider the false paths.
In Table3 the number faults detected using
GA based PG were much greater than random
vectors for 17 of the 19 benchmark circuits tested.
The numbers of faults detected were about 70% for
the combinational circuit’s
c432 and c449. For c880 fault coverage of 48%was
reported. The numbers of faults detected were 24% to
66% for 10 of scan version of the sequential
benchmark circuits. However for some specific scan
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version of sequential circuit with coupling faults from
4000 to 10000 the GA based test generator reported
lesser fault coverage’s of 12% to 18%. The low fault
coverage is not
unusual because due to conflicting Boolean
conditions there are many coupling faults that are
impossible to sensitize or to propagate to the primary
output. Moreover the unit delay injected might be
insufficient to cause a logic error at the primary
output. For most of the
benchmark circuits compact test vectors were
obtained. The CPU execution time shown in Table2
and Table3 is the execution time for GA based test
generation. It was slightly higher for larger circuits.
The graph shown in Figure 6 gives the comparison
chart showing the efficiency of genetic algorithm
over random vectors for different benchmark circuits
with respect to the number
of target faults detected.

Table 1: The ISCAS’85 AND ISCAS’89 Circuit
characteristics

7. Conclusion
The increased design density in deep submicron
designs leads to more significant interference
between the signals because of capacitive coupling or
crosstalk which can produce oolean errors and delay
faults. To guarantee design performance, ATPG
techniques must consider how crosstalk affects
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propagation delays. In this paper crosstalk delay fault
simulator in a GA framework is developed.
Redundant crosstalk faults which never affect the
performance of the circuit are filtered out. The
crosstalk delay fault simulator is capable of detecting
n-aggressor/single victim faults. Results are
presented for coupling faults which produces a delay
effect at the primary output as well as those which
produces a logic error at the primary output. The GA
based ATPG tests both combinational and scan
version of sequential circuits. The combinational and
scan version of the sequential circuits produced delay
effect for 72% to 99% of the coupling faults.
For coupling faults that produce a logic error at the
primary output the method achieved 48% to 72%
fault coverage on four combinational circuits and
12% to 66% fault coverage on 15 scan version of
sequential circuits. Genetic algorithms are
particularly suitable to parallel implementations, so
better CPU execution time can be expected by a
parallel immune GA based test generator.
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